Sciweavers

18716 search results - page 3695 / 3744
» Automatic
Sort
View
MICRO
2010
IEEE
170views Hardware» more  MICRO 2010»
13 years 5 months ago
Tolerating Concurrency Bugs Using Transactions as Lifeguards
Abstract--Parallel programming is hard, because it is impractical to test all possible thread interleavings. One promising approach to improve a multi-threaded program's relia...
Jie Yu, Satish Narayanasamy
MICRO
2010
IEEE
175views Hardware» more  MICRO 2010»
13 years 5 months ago
Efficient Selection of Vector Instructions Using Dynamic Programming
Accelerating program performance via SIMD vector units is very common in modern processors, as evidenced by the use of SSE, MMX, VSE, and VSX SIMD instructions in multimedia, scien...
Rajkishore Barik, Jisheng Zhao, Vivek Sarkar
MICRO
2010
IEEE
270views Hardware» more  MICRO 2010»
13 years 5 months ago
Many-Thread Aware Prefetching Mechanisms for GPGPU Applications
Abstract-- We consider the problem of how to improve memory latency tolerance in massively multithreaded GPGPUs when the thread-level parallelism of an application is not sufficien...
Jaekyu Lee, Nagesh B. Lakshminarayana, Hyesoon Kim...
RTAS
2010
IEEE
13 years 5 months ago
Middleware for Resource-Aware Deployment and Configuration of Fault-Tolerant Real-time Systems
Developing large-scale distributed real-time and embedded (DRE) systems is hard in part due to complex deployment and configuration issues involved in satisfying multiple quality f...
Jaiganesh Balasubramanian, Aniruddha S. Gokhale, A...
RV
2010
Springer
220views Hardware» more  RV 2010»
13 years 5 months ago
Runtime Verification with the RV System
The RV system is the first system to merge the benefits of Runtime Monitoring with Predictive Analysis. The Runtime Monitoring portion of RV is based on the successful Monitoring O...
Patrick O'Neil Meredith, Grigore Rosu
« Prev « First page 3695 / 3744 Last » Next »