Sciweavers

49 search results - page 8 / 10
» Automatic Design of Reconfigurable Domain-Specific Flexible ...
Sort
View
QSIC
2005
IEEE
14 years 26 days ago
A System to Mark Programs Automatically
This paper describes a system to automatically mark student programs. It is a real time examination system that provides an environment for the compilation and execution of softwa...
Ken Ngo-Pham, John Bigham, Julian Rodaway, Lauriss...
RSP
2008
IEEE
182views Control Systems» more  RSP 2008»
14 years 1 months ago
From Application to ASIP-based FPGA Prototype: a Case Study on Turbo Decoding
ASIP-based implementations constitute a key trend in SoC design enabling optimal tradeoffs between performance and flexibility. This paper details a case study of an ASIP-based im...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
CAI
2004
Springer
13 years 7 months ago
An Evolvable Combinational Unit for FPGAs
A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evo...
Lukás Sekanina, Stepan Friedl
SBCCI
2003
ACM
129views VLSI» more  SBCCI 2003»
14 years 16 days ago
Hyperspectral Images Clustering on Reconfigurable Hardware Using the K-Means Algorithm
Unsupervised clustering is a powerful technique for understanding multispectral and hyperspectral images, being k-means one of the most used iterative approaches. It is a simple th...
Abel Guilhermino S. Filho, Alejandro César ...
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
13 years 11 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for applicationāˆ’specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...