Sciweavers

89 search results - page 14 / 18
» Automatic and Efficient Evaluation of Memory Hierarchies for...
Sort
View
ICCAD
2008
IEEE
97views Hardware» more  ICCAD 2008»
14 years 5 months ago
Integrated code and data placement in two-dimensional mesh based chip multiprocessors
— As transistor sizes continue to shrink and the number of transistors per chip keeps increasing, chip multiprocessors (CMPs) are becoming a promising alternative to remain on th...
Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kan...
SIGSOFT
2003
ACM
14 years 9 months ago
ARCHER: using symbolic, path-sensitive analysis to detect memory access errors
Memory corruption errors lead to non-deterministic, elusive crashes. This paper describes ARCHER (ARray CHeckER) a static, effective memory access checker. ARCHER uses path-sensit...
Yichen Xie, Andy Chou, Dawson R. Engler
LCTRTS
2005
Springer
14 years 2 months ago
Cache aware optimization of stream programs
Effective use of the memory hierarchy is critical for achieving high performance on embedded systems. We focus on the class of streaming applications, which is increasingly preval...
Janis Sermulins, William Thies, Rodric M. Rabbah, ...
AI
2000
Springer
13 years 8 months ago
Wrapper induction: Efficiency and expressiveness
The Internet presents numerous sources of useful information--telephone directories, product catalogs, stock quotes, event listings, etc. Recently, many systems have been built th...
Nicholas Kushmerick
AMR
2003
Springer
130views Multimedia» more  AMR 2003»
14 years 1 months ago
NewsFlash: Adaptive TV News Delivery on the Web
In this paper we present NewsFlash, an adaptive search system that assists a searcher to efficiently search a library of stored TV news reports. The system automatically summarises...
Alan Haggerty, Ryen W. White, Joemon M. Jose