Sciweavers

816 search results - page 42 / 164
» Automating Verification by Functional Abstraction at the Sys...
Sort
View
DAC
1999
ACM
14 years 1 months ago
ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems
IPCHINOOK is a design tool for distributed embedded systems. It gains leverage from the use of a carefully chosen set of design ions that raise the level of designer interaction d...
Pai H. Chou, Ross B. Ortega, Ken Hines, Kurt Partr...
ICARIS
2005
Springer
14 years 2 months ago
Immunising Automated Teller Machines
Abstract. This paper presents an immune-inspired adaptable error detection (AED) framework for Automated Teller Machines (ATMs). This framework two levels, one level is local to a ...
Modupe Ayara, Jon Timmis, Rogério de Lemos,...
VLSID
1999
IEEE
101views VLSI» more  VLSID 1999»
14 years 1 months ago
Formal System Design Based on the Synchrony Hypothesis, Functional Models and Skeletons
Formal approaches to HW and system design have not been generally adopted, because designers often view the modelling concepts in these approaches as unsuitable for their problems...
Ingo Sander, Axel Jantsch
SEW
2003
IEEE
14 years 2 months ago
Instrumentation of Intermediate Code for Runtime Verification
Runtime monitoring is aimed at ensuring correct runtime behavior with respect to specified constraints. It provides assurance that properties are maintained during a given program...
Ann Q. Gates, Oscar Mondragon, Mary Payne, Steve R...
SIGSOFT
2007
ACM
14 years 9 months ago
Quantitative verification: models techniques and tools
Automated verification is a technique for establishing if certain properties, usually expressed in temporal logic, hold for a system model. The model can be defined using a high-l...
Marta Z. Kwiatkowska