Sciweavers

117 search results - page 15 / 24
» Balancing power consumption in multiprocessor systems
Sort
View
DSD
2009
IEEE
84views Hardware» more  DSD 2009»
14 years 2 months ago
Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures
— 3D stacked architectures provide significant benefits in performance, footprint and yield. However, vertical stacking increases the thermal resistances, and exacerbates tempe...
Ayse Kivilcim Coskun, Andrew B. Kahng, Tajana Simu...
SAC
2009
ACM
14 years 9 days ago
Opportunistic real-time routing in multi-hop wireless sensor networks
Wireless sensor networks (WSNs) are subject to significant resource constraints. Particularly, routing protocols for lowrate WSNs suffer from maintaining routing metrics and sta...
Junwhan Kim, Binoy Ravindran
HIPEAC
2009
Springer
13 years 11 months ago
Accomodating Diversity in CMPs with Heterogeneous Frequencies
Shrinking process technologies and growing chip sizes have profound effects on process variation. This leads to Chip Multiprocessors (CMPs) where not all cores operate at maximum f...
Major Bhadauria, Vincent M. Weaver, Sally A. McKee
ISPASS
2003
IEEE
14 years 27 days ago
Accelerating private-key cryptography via multithreading on symmetric multiprocessors
Achieving high performance in cryptographic processing is important due to the increasing connectivity among today’s computers. Despite steady improvements in microprocessor and...
Praveen Dongara, T. N. Vijaykumar
TVLSI
2008
107views more  TVLSI 2008»
13 years 7 months ago
Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs
Thermal hot spots and high temperature gradients degrade reliability and performance, and increase cooling costs and leakage power. In this paper, we explore the benefits of temper...
Ayse Kivilcim Coskun, T. T. Rosing, Keith Whisnant...