Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
2
search results - page 1 / 1
»
Behavioral synthesis with activating unused flip-flops for r...
Sort
relevance
views
votes
recent
update
View
thumb
title
15
click to vote
ASPDAC
2008
ACM
106
views
Hardware
»
more
ASPDAC 2008
»
Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA
13 years 10 months ago
Download
www.aspdac.com
Cheng-Tao Hsieh, Jason Cong, Zhiru Zhang, Shih-Chi...
claim paper
Read More »
23
click to vote
FPGA
2010
ACM
209
views
FPGA
»
more
FPGA 2010
»
FPGA power reduction by guarded evaluation
14 years 5 months ago
Download
www.eecg.utoronto.ca
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...
Chirag Ravishankar, Jason Helge Anderson
claim paper
Read More »
« Prev
« First
page 1 / 1
Last »
Next »