Sciweavers

403 search results - page 57 / 81
» Bits through ARQs
Sort
View
DATE
2000
IEEE
110views Hardware» more  DATE 2000»
15 years 10 months ago
Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits
Clock and data recovery circuits are essential components in communication systems. They directly influence the bit-error-rate performance of communication links. It is desirable...
Alper Demir, Peter Feldmann
ISCC
2000
IEEE
160views Communications» more  ISCC 2000»
15 years 10 months ago
The Adaptive Load Service (ALS): An ABR-Like Service for the Internet
In this paper, we present a novel approach for realizing adaptive QoS control in the Internet called the adaptive load service (ALS). ALS was designed in a similar fashion to the ...
Dorgham Sisalem, Henning Schulzrinne
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 10 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...
ICDAR
1999
IEEE
15 years 10 months ago
A Two-state Markov Chain Model of Degraded Document Images
We propose a two-state Markov chain model of degraded document images. The model generates random and burst noise to simulate isolated pixel reversal as well as blurring of a larg...
Shamik Sural, P. K. Das
PPSN
1998
Springer
15 years 10 months ago
Modeling Building-Block Interdependency
The Building-Block Hypothesis appeals to the notion of problem decomposition and the assembly of solutions from sub-solutions. Accordingly, there have been many varieties of GA tes...
Richard A. Watson, Gregory Hornby, Jordan B. Polla...