Sciweavers

6404 search results - page 1153 / 1281
» Blocks
Sort
View
IEEEPACT
2007
IEEE
14 years 3 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
IEEESCC
2007
IEEE
14 years 3 months ago
Deriving executable BPEL from UMM Business Transactions
UN/CEFACT’s Modeling Methodology (UMM) is a UML profile for modeling global B2B choreographies. The basic building blocks of UMM are business transactions, which describe the e...
Birgit Hofreiter, Christian Huemer, Philipp Liegl,...
INFOCOM
2007
IEEE
14 years 3 months ago
Network Coding for Distributed Storage Systems
—Distributed storage systems provide reliable access to data through redundancy spread over individually unreliable nodes. Application scenarios include data centers, peer-to-pee...
Alexandros G. Dimakis, Brighten Godfrey, Martin J....
IROS
2007
IEEE
175views Robotics» more  IROS 2007»
14 years 3 months ago
Simulation and weights of multiple cues for robust object recognition
Reliable recognition of objects is an important capabaility in the progress towards getting agents to accomplish and assist in a variety of useful tasks such as search and rescue ...
Sarah Aboutalib, Manuela M. Veloso
ISCA
2007
IEEE
182views Hardware» more  ISCA 2007»
14 years 3 months ago
Configurable isolation: building high availability systems with commodity multi-core processors
High availability is an increasingly important requirement for enterprise systems, often valued more than performance. Systems designed for high availability typically use redunda...
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman ...
« Prev « First page 1153 / 1281 Last » Next »