23 search results - page 5 / 5 » Bounding Worst-Case Instruction Cache Performance |
SIGMETRICS
1997
ACM
13 years 11 months ago
1997
ACM
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
VLDB
1999
ACM
13 years 12 months ago
1999
ACM
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
CGO
2006
IEEE
13 years 11 months ago
2006
IEEE
Modern computer systems are called on to deal with billions of events every second, whether they are instructions executed, memory locations accessed, or packets forwarded. This p...