Sciweavers

393 search results - page 22 / 79
» C Compiler Design for an Industrial Network Processor
Sort
View
CODES
2001
IEEE
14 years 2 days ago
The TACO protocol processor simulation environment
Network hardware design is becoming increasingly challenging because more and more demands are put on network bandwidth and throughput requirements, and on the speed with which ne...
Seppo Virtanen, Johan Lilius
ASPDAC
2006
ACM
143views Hardware» more  ASPDAC 2006»
14 years 2 months ago
Constraint-driven bus matrix synthesis for MPSoC
– Modern multi-processor system-on-chip (MPSoC) designs have high bandwidth constraints which must be satisfied by the underlying communication architecture. Bus matrix based com...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
IEEEPACT
1999
IEEE
14 years 22 days ago
Cameron: High level Language Compilation for Reconfigurable Systems
This paper presents the Cameron Project 1 , which aims to provide a high level, algorithmic language and optimizing compiler for the development of image processing applications o...
Jeffrey Hammes, Robert Rinker, A. P. Wim Böhm...
ANCS
2009
ACM
13 years 6 months ago
EINIC: an architecture for high bandwidth network I/O on multi-core processors
This paper proposes a new server architecture EINIC (Enhanced Integrated NIC) for multi-core processors to tackle the mismatch between network speed and host computational capacit...
Guangdeng Liao, Laxmi N. Bhuyan, Danhua Guo, Steve...
FAC
2006
122views more  FAC 2006»
13 years 8 months ago
The verified software repository: a step towards the verifying compiler
The Verified Software Repository is dedicated to a long-term vision of a future in which all computer systems justify the trust that Society increasingly places in them. This will ...
Juan Bicarregui, C. A. R. Hoare, J. C. P. Woodcock