CODES 2001 - PDF Preprint Papers

CODES 2001 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2001 Paper

click to vote

CODES
2001
IEEE

196views Software Engineering» more CODES 2001»

System canvas: a new design environment for embedded DSP and telecommunication systems

14 years 4 months ago

Download www.cecs.uci.edu

We present a new design environment, called System Canvas, targeted at DSP and telecommunication system designs. Our environment uses an easy-to-use block-diagram syntax to specif...

Praveen K. Murthy, Etan G. Cohen, Steve Rowland

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	196	System canvas: a new design environment for embedded DSP and telecommunication systems	claim
2	147	A design framework to efficiently explore energy-delay tradeoffs	claim
3	140	Development cost and size estimation starting from high-level specifications	claim
4	133	Compiler-directed selection of dynamic memory layouts	claim
5	130	Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors	claim
6	130	Evaluating register file size in ASIP design	claim
7	120	A trace transformation technique for communication refinement	claim
8	119	Retargetable compilation for low power	claim
9	115	Towards effective embedded processors in codesigns: customizable partitioned caches	claim
10	114	Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems	claim
11	109	Embedded UML: a merger of real-time UML and co-design	claim
12	105	A constraint-based application model and scheduling techniques for power-aware systems	claim
13	105	The usage of stochastic processes in embedded system specifications	claim
14	105	Hardware/software partitioning of embedded system in OCAPI-xl	claim
15	104	HW/SW partitioning of an embedded instruction memory decompressor	claim
16	103	Dynamic I/O power management for hard real-time systems	claim
17	101	A novel parallel deadlock detection algorithm and architecture	claim
18	100	Formal synthesis and code generation of embedded real-time software	claim
19	98	SystemC: a homogenous environment to test embedded systems	claim
20	97	Empirical comparison of software-based error detection and correction techniques for embedded systems	claim
21	96	RS-FDRA: a register sensitive software pipelining algorithm for embedded VLIW processors	claim
22	96	A systematic approach to software peripherals for embedded systems	claim
23	95	A practical tool box for system level communication synthesis	claim
24	93	Area-efficient buffer binding based on a novel two-port FIFO structure	claim
25	86	STARS of MPEG decoder: a case study in worst-case analysis of discrete-event systems	claim
26	86	Logic optimization and code generation for embedded control applications	claim
27	85	Exploring design space of parallel realizations: MPEG-2 decoder case study	claim
28	81	Deriving hard real-time embedded systems implementations directly from SDL specifications	claim
29	80	Modeling and evaluation of hardware/software designs	claim
30	79	Source-level execution time estimation of C programs	claim
31	78	Parameterised system design based on genetic algorithms	claim
32	76	Minimizing system modification in an incremental design approach	claim
33	74	A constructive algorithm for memory-aware task assignment and scheduling	claim
34	67	The TACO protocol processor simulation environment	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers