Sciweavers

393 search results - page 66 / 79
» C Compiler Design for an Industrial Network Processor
Sort
View
SPAA
2000
ACM
13 years 12 months ago
Compact, multilayer layout for butterfly fat-tree
Modern VLSI processing supports a two-dimensional surface for active devices along with multiple stacked layers of interconnect. With the advent of planarization, the number of la...
André DeHon
NOSSDAV
2009
Springer
14 years 3 months ago
Random network coding on the iPhone: fact or fiction?
In multi-hop wireless networks, random network coding represents the general design principle of transmitting random linear combinations of blocks in the same “batch” to downs...
Hassan Shojania, Baochun Li
CODES
2006
IEEE
14 years 2 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
APLAS
2005
ACM
14 years 2 months ago
Integrating Physical Systems in the Static Analysis of Embedded Control Software
Interpretation interpretation is a theory of effective abstraction and/or approximation of discrete mathematical structures as found in the semantics of programming languages, mod...
Patrick Cousot
COMSWARE
2006
IEEE
14 years 2 months ago
Impact of video encoding parameters on dynamic video transcoding
Currently there are a wide variety of devices with different screen resolutions, color support, processing power, and network connectivity, capable of receiving streaming video fr...
Vidyut Samanta, Ricardo V. Oliveira, Advait Dixit,...