Sciweavers

246 search results - page 7 / 50
» C-CORE: Using Communication Cores for High Performance Netwo...
Sort
View
MOBICOM
1999
ACM
14 years 1 months ago
An Architecture for a Secure Service Discovery Service
The widespread deployment of inexpensive communications technology, computational resources in the networking infrastructure, and network-enabled end devices poses an interesting ...
Steven E. Czerwinski, Ben Y. Zhao, Todd D. Hodes, ...
ICNS
2007
IEEE
14 years 2 months ago
Building IP networks using Advanced Telecom Computing Architecture
The second generation of Advanced Telecom Computing Architecture (ATCA) based on PCI Industrial Computer Manufacturers Group (PICMG) specification has evolved to a live deployment...
Dharmaraja Rajan
ISCAPDCS
2004
13 years 10 months ago
A New Multicast Queuing Mechanism for High-Speed Packet Switches
Increasing multimedia applications such as teleconferencing and video-on-demand require the Internet to effectively provide high-performance multicast support. One of the promisin...
Min Song, Sachin Shetty, Mansoor Alam, HouJun Yang
MICRO
2010
IEEE
130views Hardware» more  MICRO 2010»
13 years 6 months ago
Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
Minseon Ahn, Eun Jung Kim
TCAD
2010
105views more  TCAD 2010»
13 years 3 months ago
Fault Tolerant Network on Chip Switching With Graceful Performance Degradation
The structural redundancy inherent to on-chip interconnection networks [networks on chip (NoC)] can be exploited by adaptive routing algorithms in order to provide connectivity eve...
Adán Kohler, Gert Schley, Martin Radetzki