Sciweavers

869 search results - page 134 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
21
Voted
CODES
2005
IEEE
14 years 1 months ago
FlexPath NP: a network processor concept with application-driven flexible processing paths
In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP...
Rainer Ohlendorf, Andreas Herkersdorf, Thomas Wild
MICRO
1995
IEEE
97views Hardware» more  MICRO 1995»
13 years 11 months ago
Improving CISC instruction decoding performance using a fill unit
Current superscalar processors, both RISC and CISC, require substantial instruction fetch and decode bandwidth to keep multiple functional units utilized. While CISC instructions ...
Mark Smotherman, Manoj Franklin
VLDB
1992
ACM
161views Database» more  VLDB 1992»
13 years 11 months ago
Performance and Scalability of Client-Server Database Architectures
Recent developments in software and hardware changed the way database systems are built and operate. In this paper we present database architectures based on the Client Server par...
Alex Delis, Nick Roussopoulos
SIGMOD
2010
ACM
166views Database» more  SIGMOD 2010»
13 years 2 months ago
FAST: fast architecture sensitive tree search on modern CPUs and GPUs
In-memory tree structured index search is a fundamental database operation. Modern processors provide tremendous computing power by integrating multiple cores, each with wide vect...
Changkyu Kim, Jatin Chhugani, Nadathur Satish, Eri...
SIGMETRICS
2006
ACM
116views Hardware» more  SIGMETRICS 2006»
14 years 1 months ago
Applying architectural vulnerability Analysis to hard faults in the microprocessor
In this paper, we present a new metric, Hard-Fault Architectural Vulnerability Factor (H-AVF), to allow designers to more effectively compare alternate hard-fault tolerance scheme...
Fred A. Bower, Derek Hower, Mahmut Yilmaz, Daniel ...