Sciweavers

26 search results - page 1 / 6
» Cache leakage control mechanism for hard real-time systems
Sort
View
CASES
2007
ACM
14 years 3 months ago
Cache leakage control mechanism for hard real-time systems
Leakage energy consumption is an increasingly important issue as the technology continues to shrink. Since on-chip caches constitute a major portion of the processor's transi...
Jaw-Wei Chi, Chia-Lin Yang, Yi-Jung Chen, Jian-Jia...
RTSS
2003
IEEE
14 years 4 months ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue
ECRTS
2006
IEEE
14 years 5 months ago
WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems
Cache memories have been extensively used to bridge the gap between high speed processors and relatively slower main memories. However, they are sources of predictability problems...
Isabelle Puaut
ECRTS
2005
IEEE
14 years 4 months ago
Non-blocking Deterministic Replacement of Functionality, Timing, and Data-Flow for Hard Real-Time Systems at Runtime
Embedded systems are usually an integral component of a larger system and are used to control and/or directly monitor this system by using special hardware devices. The complexity...
Sebastian Fischmeister, Klemens Winkler
RTSS
1998
IEEE
14 years 3 months ago
Integrating Multimedia Applications in Hard Real-Time Systems
This paper focuses on the problem of providing efficient run-time support to multimedia applications in a real-time system, where two types of tasks can coexist simultaneously: mu...
Luca Abeni, Giorgio C. Buttazzo