Sciweavers

2814 search results - page 73 / 563
» Can We Make Operating Systems Reliable and Secure
Sort
View
EMSOFT
2005
Springer
15 years 10 months ago
Compiler-guided register reliability improvement against soft errors
With the scaling of technology, transient errors caused by external particle strikes have become a critical challenge for microprocessor design. As embedded processors are widely ...
Jun Yan, Wei Zhang
HOTOS
2007
IEEE
15 years 8 months ago
Beyond Bug-Finding: Sound Program Analysis for Linux
It is time for us to focus on sound analyses for our critical systems software--that is, we must focus on analyses that ensure the absence of defects of particular known types, ra...
Zachary R. Anderson, Eric A. Brewer, Jeremy Condit...
135
Voted
DFT
2007
IEEE
135views VLSI» more  DFT 2007»
15 years 11 months ago
Fault Secure Encoder and Decoder for Memory Applications
We introduce a reliable memory system that can tolerate multiple transient errors in the memory words as well as transient errors in the encoder and decoder (corrector) circuitry....
Helia Naeimi, André DeHon
TC
1998
15 years 4 months ago
Optimizing the Instruction Cache Performance of the Operating System
—High instruction cache hit rates are key to high performance. One known technique to improve the hit rate of caches is to minimize cache interference by improving the layout of ...
Josep Torrellas, Chun Xia, Russell L. Daigle
ACSAC
1999
IEEE
15 years 8 months ago
A Distributed Certificate Management System (DCMS) Supporting Group-Based Access Controls
Mainly for scalability reasons, many cryptographic security protocols make use of public key cryptography and require the existence of a corresponding public key infrastructure (P...
Rolf Oppliger, Andreas Greulich, Peter Trachsel