Sciweavers

324 search results - page 11 / 65
» Cell Broadband Engine processor: Design and implementation
Sort
View
SAC
2009
ACM
14 years 2 months ago
Celling SHIM: compiling deterministic concurrency to a heterogeneous multicore
Parallel architectures are the way of the future, but are notoriously difficult to program. In addition to the low-level constructs they often present (e.g., locks, DMA, and non-...
Nalini Vasudevan, Stephen A. Edwards
EUROPAR
2010
Springer
13 years 8 months ago
A Study of a Software Cache Implementation of the OpenMP Memory Model for Multicore and Manycore Architectures
Abstract. This paper is motivated by the desire to provide an efficient and scalable software cache implementation of OpenMP on multicore and manycore architectures in general, and...
Chen Chen, Joseph B. Manzano, Ge Gan, Guang R. Gao...
FPL
2004
Springer
128views Hardware» more  FPL 2004»
14 years 24 days ago
Design and Implementation of a CFAR Processor for Target Detection
Real-time performance of adaptive digital signal processing algorithms is required in many applications but it often means a high computational load for many conventional processor...
Cesar Torres-Huitzil, René Cumplido-Parra, ...
CBMS
2009
IEEE
14 years 2 months ago
Lessons learned in developing a low-cost high performance medical imaging cluster
This paper explores the usefulness of the Sony PlayStation 3 R (PS3) for medical image processing. Medical image processing often entails dealing with a large number of high resol...
Kirt D. Lillywhite, Dah-Jye Lee, Sameer Antani, Do...
ARCS
2008
Springer
13 years 9 months ago
Hybrid Parallel Sort on the Cell Processor
: Sorting large data sets has always been an important application, and hence has been one of the benchmark applications on new parallel architectures. We present a parallel sortin...
Jörg Keller, Christoph W. Kessler, Kalle K&ou...