Sciweavers

658 search results - page 22 / 132
» Challenges in Physical Chip Design
Sort
View
ASYNC
2005
IEEE
79views Hardware» more  ASYNC 2005»
13 years 10 months ago
A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip
Guaranteed services (GS) are important in that they provide predictability in the complex dynamics of shared communication structures. This paper discusses the implementation of G...
Tobias Bjerregaard, Jens Sparsø
COMPUTER
2002
129views more  COMPUTER 2002»
13 years 8 months ago
Networks on Chips: A New SoC Paradigm
of abstraction and coarse granularity and distributed communication control. Focusing on using probabilistic metrics such as average values or variance to quantify design objective...
Luca Benini, Giovanni De Micheli
INTERACT
2007
13 years 10 months ago
The Challenges of Creating Connections and Raising Awareness: Experience from UCLIC
With current disciplinary structures and academic priorities, Human– Computer Interaction faces ongoing challenges: is it a discipline in its own right, or simply a sub-disciplin...
Ann Blandford, Rachel Benedyk, Nadia Berthouze, An...
CIDR
2011
249views Algorithms» more  CIDR 2011»
13 years 7 days ago
The Case for Predictive Database Systems: Opportunities and Challenges
This paper argues that next generation database management systems should incorporate a predictive model management component to effectively support both inward-facing application...
Mert Akdere, Ugur Çetintemel, Matteo Rionda...
ICCAD
2003
IEEE
127views Hardware» more  ICCAD 2003»
14 years 5 months ago
Performance Efficiency of Context-Flow System-on-Chip Platform
Recent efforts in adapting computer networks into system-on-chip (SOC), or network-on-chip, present a setback to the traditional computer systems for the lack of effective program...
Rami Beidas, Jianwen Zhu