Sciweavers

509 search results - page 12 / 102
» Chip Multi-Processor Generator
Sort
View
NIPS
2003
13 years 9 months ago
Entrainment of Silicon Central Pattern Generators for Legged Locomotory Control
We have constructed a second generation CPG chip capable of generating the necessary timing to control the leg of a walking machine. We demonstrate improvements over a previous ch...
Francesco Tenore, Ralph Etienne-Cummings, M. Antho...
IPPS
2006
IEEE
14 years 2 months ago
MT-ClustalW: multithreading multiple sequence alignment
ClustalW is the most widely used tool for aligning multiple protein or nucleotide sequences. The alignment is achieved via three stages: pairwise alignment, guide tree generation ...
K. Chaichoompu, Surin Kittitornkun, Sissades Tongs...
ICPP
1998
IEEE
14 years 9 days ago
A memory-layout oriented run-time technique for locality optimization
Exploiting locality at run-time is a complementary approach to a compiler approach for those applications with dynamic memory access patterns. This paper proposes a memory-layout ...
Yong Yan, Xiaodong Zhang, Zhao Zhang
HPCN
1997
Springer
14 years 6 days ago
The 3D Object Mediator: Handling 3D Models on Internet
The 3D Object MEdiator (3DOME 3 ) offers two services for handling 3D models: a modelshop and a renderfarm. These services can be consulted through the Internet. The modelshop mee...
Arjan J. F. Kok, Joost van Lawick van Pabst, Hamid...
ISVC
2007
Springer
14 years 2 months ago
ChipViz : Visualizing Memory Chip Test Data
This paper presents a technique that allows test engineers to visually analyze and explore within memory chip test data. We represent the test results from a generation of chips al...
Amit P. Sawant, Ravi Raina, Christopher G. Healey