Sciweavers

3395 search results - page 114 / 679
» Circuit-aware architectural simulation
Sort
View
168
Voted
ICDCS
2007
IEEE
15 years 8 months ago
uSense: A Unified Asymmetric Sensing Coverage Architecture for Wireless Sensor Networks
As a key approach to achieve energy efficiency in sensor networks, sensing coverage has been studied extensively. Researchers have designed many coverage protocols to provide vario...
Yu Gu, Joengmin Hwang, Tian He, David Hung-Chang D...
130
Voted
PVLDB
2008
123views more  PVLDB 2008»
15 years 4 months ago
Efficient implementation of sorting on multi-core SIMD CPU architecture
Sorting a list of input numbers is one of the most fundamental problems in the field of computer science in general and high-throughput database applications in particular. Althou...
Jatin Chhugani, Anthony D. Nguyen, Victor W. Lee, ...
SIGGRAPH
1996
ACM
15 years 8 months ago
Modeling and Rendering Architecture from Photographs: A Hybrid Geometry- and Image-Based Approach
We present a new approach for modeling and rendering existing architectural scenes from a sparse set of still photographs. Our modeling approach, which combines both geometry-base...
Paul E. Debevec, Camillo J. Taylor, Jitendra Malik
ISCA
2008
IEEE
201views Hardware» more  ISCA 2008»
15 years 4 months ago
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
JPDC
2006
141views more  JPDC 2006»
15 years 4 months ago
M-TREE: A high efficiency security architecture for protecting integrity and privacy of software
Secure processor architectures enable new sets of applications such as commercial grid computing, software copy protection and secure mobile agents by providing secure computing e...
Chenghuai Lu, Tao Zhang, Weidong Shi, Hsien-Hsin S...