Sciweavers

3395 search results - page 494 / 679
» Circuit-aware architectural simulation
Sort
View
DATE
2006
IEEE
66views Hardware» more  DATE 2006»
16 years 7 days ago
Power/performance hardware optimization for synchronization intensive applications in MPSoCs
This paper explores optimization techniques of the synchronization mechanisms for MPSoCs based on complex interconnect (Network-on-Chip), targeted at future powerefficient system...
Matteo Monchiero, Gianluca Palermo, Cristina Silva...
DATE
2006
IEEE
151views Hardware» more  DATE 2006»
16 years 7 days ago
An 830mW, 586kbps 1024-bit RSA chip design
This paper presents an RSA hardware design that simultaneously achieves high-performance and lowpower. A bit-oriented, split modular multiplication algorithm and architecture are ...
Chingwei Yeh, En-Feng Hsu, Kai-Wen Cheng, Jinn-Shy...
E2EMON
2006
IEEE
16 years 7 days ago
Active Probing Approach for Fault Localization in Computer Networks
—Active probing is an active network monitoring technique that has potential for developing effective solutions for fault localization. In this paper we use active probing to pre...
Maitreya Natu, Adarshpal S. Sethi
IAT
2006
IEEE
16 years 7 days ago
Evaluating Different Genetic Operators in the Testing for Unwanted Emergent Behavior Using Evolutionary Learning of Behavior
We present an experimental comparison of different genetic operators regarding their use in an evolutionary learning method that searches for unwanted emergent behavior in a multi...
Jörg Denzinger, Jordan Kidney
ICNS
2006
IEEE
16 years 6 days ago
Service Level Agreement Management with Adaptive Coordination
Service Level Agreement Management in the telecommunications domain consists of a set of mechanisms for provisioning and monitoring services according to requirements given by eit...
Dominic A. P. Greenwood, Giosuè Vitaglione,...