Sciweavers

3395 search results - page 677 / 679
» Circuit-aware architectural simulation
Sort
View
ISCA
2010
IEEE
204views Hardware» more  ISCA 2010»
14 years 5 days ago
Energy proportional datacenter networks
Numerous studies have shown that datacenter computers rarely operate at full utilization, leading to a number of proposals for creating servers that are energy proportional with r...
Dennis Abts, Michael R. Marty, Philip M. Wells, Pe...
FCCM
2002
IEEE
156views VLSI» more  FCCM 2002»
14 years 1 days ago
MPEG-Compliant Entropy Decoding on FPGA-Augmented TriMedia/CPU64
The paper presents a Design Space Exploration (DSE) experiment which has been carried out in order to determine the optimum FPGA–based Variable-Length Decoder (VLD) computing re...
Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, ...
INFOCOM
2002
IEEE
14 years 22 hour ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan
INFOCOM
2002
IEEE
14 years 22 hour ago
Self-Verifying CSFQ
— Recently, a class of solutions including Core-Stateless Fair Queueing (CSFQ), Rainbow Fair Queueing, and Diffserv have been proposed to address the scalability concerns that ha...
Ion Stoica, Hui Zhang, Scott Shenker
RTSS
2002
IEEE
14 years 11 hour ago
STAR: Secure Real-Time Transaction Processing with Timeliness Guarantees
Real-time databases are needed in security-critical applications, e.g., e-commerce, agile manufacturing, and military applications. In these applications, transactions and data it...
Kyoung-Don Kang, Sang Hyuk Son, John A. Stankovic