Sciweavers

90 search results - page 11 / 18
» Clock distribution using multiple voltages
Sort
View
EUC
2004
Springer
14 years 2 months ago
Embedded System Design for Network Time Synchronization
Every computer needs a timer mechanism to keep track of current time and also for various accounting purposes such as calculating the time spent by a process in CPU utilization, di...
So-Young Hwang, Dong-Hui Yu, Ki-Joune Li
IPPS
2007
IEEE
14 years 3 months ago
Scaling and Packing on a Chip Multiprocessor
Power management is critical in server and high-performancecomputing environments as well as in mobile computing. Many mechanisms have been developed over recent years to support ...
Vincent W. Freeh, Tyler K. Bletsch, Freeman L. Raw...
EGH
2004
Springer
14 years 2 months ago
A flexible simulation framework for graphics architectures
In this paper we describe a multipurpose tool for analysis of the performance characteristics of computer graphics hardware and software. We are developing Qsilver, a highly conï¬...
Jeremy W. Sheaffer, David P. Luebke, Kevin Skadron
VLSID
2003
IEEE
134views VLSI» more  VLSID 2003»
14 years 9 months ago
A Framework for Energy and Transient Power Reduction during Behavioral Synthesis
Abstract-- In battery driven portable applications, the minimization of energy, average power, peak power, and peak power differential are equally important to improve reliability ...
Saraju P. Mohanty, N. Ranganathan
ISCAS
2005
IEEE
144views Hardware» more  ISCAS 2005»
14 years 2 months ago
Impact of multicycled scheduling on power-area tradeoffs in behavioural synthesis
— Multicycling is a widely investigated technique for performance optimisation in behavioural synthesis. It allows an operation to execute over two or more control steps with the...
M. A. Ochoa-Montiel, Bashir M. Al-Hashimi, Peter K...