VLSID 2003 - PDF Preprint Papers

VLSID 2003 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2003 Paper

click to vote

VLSID
2003
IEEE

253views VLSI» more VLSID 2003»

High Level Synthesis from Sim-nML Processor Models

14 years 11 months ago

Download www.cse.iitk.ac.in

The design of modern complex embedded systems require a high level of abstraction of the design. The SimnML[1] is a specification language to model processors for such designs. Se...

Souvik Basu, Rajat Moona

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	253	High Level Synthesis from Sim-nML Processor Models	claim
2	208	Cryptosystem Designed for Embedded System Security	claim
3	183	Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks	claim
4	183	Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy	claim
5	180	Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems	claim
6	167	Timing Minimization by Statistical Timing hMetis-based Partitioning	claim
7	148	Extending Platform-Based Design to Network on Chip Systems	claim
8	147	SoC Synthesis with Automatic Hardware Software Interface Generation	claim
9	145	Immediate Neighbor Difference IDDQ Test (INDIT) for Outlier Identification	claim
10	144	The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance	claim
11	134	A Framework for Energy and Transient Power Reduction during Behavioral Synthesis	claim
12	126	Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation	claim
13	123	Synthesis of Real-Time Embedded Software by Timed Quasi-Static Scheduling	claim
14	115	An Adaptive Supply-Voltage Scheme for Low Power Self-Timed CMOS Digital Design	claim
15	114	Substrate Bias Effect on Cycling Induced Performance Degradation of Flash EEPROMs	claim
16	110	A New Reactive Processor with Architectural Support for Control Dominated Embedded Systems	claim
17	109	Living at the Edge	claim
18	109	Design of a high speed string matching co-processor for NLP	claim
19	108	A Low Power-Delay Product Page-Based Address Bus Coding Method	claim
20	104	Analyzing Soft Errors in Leakage Optimized SRAM Design	claim
21	104	Interfacing Cores with On-chip Packet-Switched Networks	claim
22	103	Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program	claim
23	96	Design Of A Universal BIST (UBIST) Structure	claim
24	92	Energy Efficient Scheduling for Datapath Synthesis	claim
25	91	High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap	claim
26	82	SPaRe: Selective Partial Replication for Concurrent Fault Detection in FSMs	claim
27	78	Interface Design Techniques for Single-Chip Systems	claim
28	77	A Methodology for Accurate Modeling of Energy Dissipation in Array Structures	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers