Sciweavers

476 search results - page 62 / 96
» Cluster-level feedback power control for performance optimiz...
Sort
View
LCPC
2005
Springer
14 years 1 months ago
Compiler Supports and Optimizations for PAC VLIW DSP Processors
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
Yung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Y...
CGO
2005
IEEE
14 years 1 months ago
Superword-Level Parallelism in the Presence of Control Flow
In this paper, we describe how to extend the concept of superword-level parallelization (SLP), used for multimedia extension architectures, so that it can be applied in the presen...
Jaewook Shin, Mary W. Hall, Jacqueline Chame
CC
2008
Springer
144views System Software» more  CC 2008»
13 years 9 months ago
Control Flow Emulation on Tiled SIMD Architectures
Heterogeneous multi-core and streaming architectures such as the GPU, Cell, ClearSpeed, and Imagine processors have better power/ performance ratios and memory bandwidth than tradi...
Ghulam Lashari, Ondrej Lhoták, Michael McCo...
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
14 years 1 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
GLOBECOM
2010
IEEE
13 years 5 months ago
Automatic Gain Control for ADC-Limited Communication
As the date rates and bandwidths of communication systems scale up, the cost and power consumption of highprecision (e.g., 8-12 bits) analog-to-digital converters (ADCs) become pro...
Feifei Sun, Jaspreet Singh, Upamanyu Madhow