Sciweavers

966 search results - page 115 / 194
» Code Generation for Embedded Processors
Sort
View
ICCAD
1994
IEEE
82views Hardware» more  ICCAD 1994»
14 years 1 months ago
Generating instruction sets and microarchitectures from applications
Abstract-- The design of application-specific instruction set processor (ASIP) system includes at least three interdependent tasks: microarchitecture design, instruction set design...
Ing-Jer Huang, Alvin M. Despain
ICIP
2004
IEEE
14 years 10 months ago
Systematic lossy forward error protection for error-resilient digital video broadcasting -a wyner-ziv coding approach
We present a practical scheme for error-resilient digital video broadcasting, using the Wyner-Ziv coding paradigm. We apply the general framework of systematic lossy source-channe...
Shantanu Rane, Anne Aaron, Bernd Girod
EUROPAR
2010
Springer
13 years 9 months ago
Source-to-Source Optimization of CUDA C for GPU Accelerated Cardiac Cell Modeling
Large and complex systems of ordinary differential equations (ODEs) arise in diverse areas of science and engineering, and pose special challenges on a streaming processor owing to...
Fred V. Lionetti, Andrew D. McCulloch, Scott B. Ba...
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
14 years 2 months ago
SOFTENIT: a methodology for boosting the software content of system-on-chip designs
Embedded software is a preferred choice for implementing system functionality in modern System-on-Chip (SoC) designs, due to the high flexibility, and lower engineering costs pro...
Abhishek Mitra, Marcello Lajolo, Kanishka Lahiri
ASAP
2005
IEEE
133views Hardware» more  ASAP 2005»
14 years 2 months ago
Speedups from Partitioning Critical Software Parts to Coarse-Grain Reconfigurable Hardware
In this paper, we propose a hardware/software partitioning method for improving applications’ performance in embedded systems. Critical software parts are accelerated on hardwar...
Michalis D. Galanis, Grigoris Dimitroulakos, Costa...