Sciweavers

966 search results - page 148 / 194
» Code Generation for Embedded Processors
Sort
View
DAC
2009
ACM
14 years 9 months ago
Context-sensitive timing analysis of Esterel programs
Traditionally, synchronous languages, such as Esterel, have been compiled into hardware, where timing analysis is relatively easy. When compiled into software ? e.g., into sequent...
Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abh...
AOSD
2007
ACM
14 years 22 days ago
Interrupt synchronization in the CiAO operating system: experiences from implementing low-level system policies by AOP
Configurability is a major issue in the domain of embedded system software. Existing systems specifically lack good techniques to implement configurability of architectural OS con...
Daniel Lohmann, Jochen Streicher, Olaf Spinczyk, W...
SIGMOD
2003
ACM
104views Database» more  SIGMOD 2003»
14 years 9 months ago
TelegraphCQ: Continuous Dataflow Processing
Increasingly pervasive networks are leading towards a world where data is constantly in motion. In such a world, conventional techniques for query processing, which were developed...
Sirish Chandrasekaran, Owen Cooper, Amol Deshpande...
DAC
2003
ACM
14 years 9 months ago
A retargetable micro-architecture simulator
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
Wai Sum Mong, Jianwen Zhu
IPCCC
1999
IEEE
14 years 1 months ago
Accurately modeling speculative instruction fetching in trace-driven simulation
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid, accurate results have become serious challe...
R. Bhargava, L. K. John, F. Matus