Sciweavers

966 search results - page 26 / 194
» Code Generation for Embedded Processors
Sort
View
SIGCSE
2006
ACM
362views Education» more  SIGCSE 2006»
14 years 2 months ago
Chirp on crickets: teaching compilers using an embedded robot controller
Traditionally, the topics of compiler construction and language processing have been taught as an elective course in Computer Science curricula. As such, students may graduate wit...
Li Xu, Fred G. Martin
FPL
2006
Springer
242views Hardware» more  FPL 2006»
14 years 11 days ago
TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAs
With current FPGAs, designers can now instantiate several embedded processors, memory units, and a wide variety of IP blocks to build a single-chip, high-performance multiprocesso...
Manuel Saldaña, Paul Chow
SEUS
2005
IEEE
14 years 2 months ago
A Case Study on Partial Evaluation in Embedded Software Design
Source code generators are often applied in embedded systems design to combine the flexibility necessary for reusability with the performance of highly specialized software. Howe...
Michael Jung, Ralf Laue 0002, Sorin A. Huss
SBCCI
2005
ACM
115views VLSI» more  SBCCI 2005»
14 years 2 months ago
Design of a decompressor engine on a SPARC processor
Code compression, initially conceived as an effective technique to reduce code size in embedded systems, today also brings advantages in terms of performance and energy consumpti...
Richard E. Billo, Rodolfo Azevedo, Guido Araujo, P...
DAC
1999
ACM
14 years 1 months ago
Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor
As the sizes of general and special purpose processors increase rapidly, generating high quality manufacturing tests which can be run at native speeds is becoming a serious proble...
Raghuram S. Tupuri, Arun Krishnamachary, Jacob A. ...