Sciweavers

966 search results - page 58 / 194
» Code Generation for Embedded Processors
Sort
View
138
Voted
SEW
2007
IEEE
15 years 8 months ago
A Generative Approach to Building a Framework for Hard Real-Time Applications
The communication and tasking infrastructure of a realtime application makes up a significant portion of any embedded control system. Traditionally, the tasking and communication...
Irfan Hamid, Elie Najm, Jérôme Hugues
159
Voted
PPOPP
2009
ACM
16 years 2 months ago
Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors
Recent advances in polyhedral compilation technology have made it feasible to automatically transform affine sequential loop nests for tiled parallel execution on multi-core proce...
Muthu Manikandan Baskaran, Nagavijayalakshmi Vydya...
114
Voted
IPPS
2006
IEEE
15 years 8 months ago
Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware
In this paper, we present performance results from mapping five real-world DSP applications on an embedded system-on-chip that incorporates coarse-grain reconfigurable logic with ...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...
ICPPW
2000
IEEE
15 years 6 months ago
Flits: Pervasive Computing for Processor and Memory Constrained Systems
Many pervasive computing software technologies are targeted for 32-bit desktop platforms. However, there are innumerable 8, 16, and 32-bit microcontroller and microprocessor-based...
William Majurski, Alden Dima, Mary Laamanen
146
Voted
IPPS
2005
IEEE
15 years 7 months ago
Code-Size Minimization in Multiprocessor Real-Time Systems
— Program code size is a critical factor in determining the manufacturing cost of many embedded systems, particularly those aimed at the extremely costconscious consumer market. ...
Sanjoy K. Baruah, Nathan Fisher