Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Codeword Length Optimization for CPPUWB Systems
Sort
relevance
views
votes
recent
update
View
thumb
title
123
click to vote
ASAP
2006
IEEE
147
views
Hardware
»
more
ASAP 2006
»
Reconfigurable Shuffle Network Design in LDPC Decoders
15 years 5 months ago
Download
vada.skku.ac.kr
Several semi-parallel decoding architectures have been explored by researchers for the quasi-cyclic low density parity check (LDPC) codes. In these architectures, the reconfigurab...
Jun Tang, Tejas Bhatt, Vishwas Sundaramurthy
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »