Sciweavers

79 search results - page 3 / 16
» Combining hardware and software instrumentation to classify ...
Sort
View
IJISEC
2006
106views more  IJISEC 2006»
13 years 7 months ago
Execution transactions for defending against software failures: use and evaluation
We examine the problem of containing buffer overflow attacks in a safe and efficient manner. Briefly, we automatically augment source code to dynamically catch stack and heap-based...
Stelios Sidiroglou, Angelos D. Keromytis
MICRO
1994
IEEE
113views Hardware» more  MICRO 1994»
13 years 11 months ago
Static branch frequency and program profile analysis
: Program profiles identify frequently executed portions of a program, which are the places at which optimizations offer programmers and compilers the greatest benefit. Compilers, ...
Youfeng Wu, James R. Larus
IISWC
2008
IEEE
14 years 1 months ago
Evaluating the impact of dynamic binary translation systems on hardware cache performance
Dynamic binary translation systems enable a wide range of applications such as program instrumentation, optimization, and security. DBTs use a software code cache to store previou...
Arkaitz Ruiz-Alvarez, Kim M. Hazelwood
DAC
2008
ACM
13 years 9 months ago
SHIELD: a software hardware design methodology for security and reliability of MPSoCs
Security of MPSoCs is an emerging area of concern in embedded systems. Security is jeopardized by code injection attacks, which are the most common types of software attacks. Prev...
Krutartha Patel, Sri Parameswaran
WCET
2010
13 years 5 months ago
Hybrid measurement-based WCET analysis at the source level using object-level traces
Hybrid measurement-based approaches to worst-case execution time (WCET) analysis combine measured execution times of small program segments using static analysis of the larger sof...
Adam Betts, Nicholas Merriam, Guillem Bernat