484 search results - page 25 / 97 » Comparative Evaluation of Two Scalable QoS Architectures |
CASES
2008
ACM
13 years 9 months ago
2008
ACM
Interconnects based on Networks-on-Chip are an appealing solution to address future microprocessor designs where, very likely, hundreds of cores will be connected on a single chip...
FPGA
2004
ACM
14 years 1 months ago
2004
ACM
We present a cryptographic architecture optimization technique called divide-and-concatenate based on two observations: (i) the area of a multiplier and associated data path decre...
IWOMP
2009
Springer
14 years 2 months ago
2009
Springer
OpenMP relies heavily on barrier synchronization to coordinate the work of threads that are performing the computations in a parallel region. A good implementation of barriers is ...
NOCS
2009
IEEE
14 years 2 months ago
2009
IEEE
Design Constraints imposed by global interconnect delays as well as limitations in integration of disparate technologies make 3-D chip stacks an enticing technology solution for m...
VLDB
1992
ACM
13 years 12 months ago
1992
ACM
Recent developments in software and hardware changed the way database systems are built and operate. In this paper we present database architectures based on the Client Server par...