Sciweavers

415 search results - page 66 / 83
» Comparative evaluation of memory models for chip multiproces...
Sort
View
MTDT
2006
IEEE
154views Hardware» more  MTDT 2006»
16 years 3 days ago
SRAM Cell Current in Low Leakage Design
This paper highlights the cell current characterization of a low leakage 6T SRAM by adjusting the threshold voltages of the transistors in the memory array to reduce the standby p...
Ding-Ming Kwai, Ching-Hua Hsiao, Chung-Ping Kuo, C...
WS
2008
ACM
15 years 6 months ago
Recommendations based on semantically enriched museum collections
This article presents the CHIP demonstrator5 for providing personalized access to digital museum collections. It consists of three main components: Art Recommender, Tour Wizard, an...
Yiwen Wang, Natalia Stash, Lora Aroyo, Peter Gorge...
SAT
2005
Springer
123views Hardware» more  SAT 2005»
15 years 11 months ago
Bounded Model Checking with QBF
Current algorithms for bounded model checking (BMC) use SAT methods for checking satisfiability of Boolean formulas. These BMC methods suffer from a potential memory explosion prob...
Nachum Dershowitz, Ziyad Hanna, Jacob Katz
167
Voted
EMSOFT
2007
Springer
16 years 8 days ago
Exploiting non-volatile RAM to enhance flash file system performance
Non-volatile RAM (NVRAM) such as PRAM (Phase-change RAM), FeRAM (Ferroelectric RAM), and MRAM (Magnetoresistive RAM) has characteristics of both non-volatile storage and random ac...
In Hwan Doh, Jongmoo Choi, Donghee Lee, Sam H. Noh
CODES
1998
IEEE
15 years 10 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...