Sciweavers

74 search results - page 13 / 15
» Comparing CPU Performance Between and Within Processor Famil...
Sort
View
TASLP
2008
175views more  TASLP 2008»
13 years 8 months ago
A Variable Step-Size Affine Projection Algorithm Designed for Acoustic Echo Cancellation
Abstract--The adaptive algorithms used for acoustic echo cancellation (AEC) have to provide 1) high convergence rates and good tracking capabilities, since the acoustic environment...
Constantin Paleologu, Jacob Benesty, Silviu Ciochi...
ISCA
2002
IEEE
93views Hardware» more  ISCA 2002»
14 years 1 months ago
Transient-Fault Recovery Using Simultaneous Multithreading
We propose a scheme for transient-fault recovery called Simultaneously and Redundantly Threaded processors with Recovery (SRTR) that enhances a previously proposed scheme for tran...
T. N. Vijaykumar, Irith Pomeranz, Karl Cheng
TPDS
2008
175views more  TPDS 2008»
13 years 8 months ago
Centralized versus Distributed Schedulers for Bag-of-Tasks Applications
Multiple applications that execute concurrently on heterogeneous platforms compete for CPU and network resources. In this paper, we consider the problem of scheduling applications ...
Olivier Beaumont, Larry Carter, Jeanne Ferrante, A...
IPPS
2007
IEEE
14 years 2 months ago
Pipelining Tradeoffs of Massively Parallel SuperCISC Hardware Functions
Parallel processing using multiple processors is a well-established technique to accelerate many different classes of applications. However, as the density of chips increases, ano...
Colin J. Ihrig, Justin Stander, Alex K. Jones
MICRO
2006
IEEE
155views Hardware» more  MICRO 2006»
14 years 2 months ago
In-Network Cache Coherence
With the trend towards increasing number of processor cores in future chip architectures, scalable directory-based protocols for maintaining cache coherence will be needed. Howeve...
Noel Eisley, Li-Shiuan Peh, Li Shang