Sciweavers

1461 search results - page 16 / 293
» Comparing the Optimal Performance of Parallel Architectures
Sort
View
IPPS
2006
IEEE
14 years 1 months ago
Comparative study of price-based resource allocation algorithms for ad hoc networks
As mobile ad hoc networks provide a wide range of possibly critical services, providing quality of service guarantees becomes an essential element. Yet there is a limited understa...
Marcel Lüthi, Simin Nadjm-Tehrani, Calin Cure...
PDP
2005
IEEE
14 years 28 days ago
Optimizing a 3D-FWT Video Encoder for SMPs and HyperThreading Architectures
In this work we evaluate the implementation of a video encoder based on the 3D Wavelet Transform optimized for HyperThreading technology and SMPs. We design several implementation...
Ricardo Fernández, José M. Garc&iacu...
DATE
2006
IEEE
88views Hardware» more  DATE 2006»
14 years 1 months ago
Temporal partitioning for image processing based on time-space complexity in reconfigurable architectures
Temporal partitioning techniques are useful to implement large and complex applications, which can be split into partitions in FPGA devices. In order to minimize resources, each o...
Paulo Sérgio B. do Nascimento, Manoel Euseb...
CASES
2009
ACM
14 years 1 months ago
Optimal loop parallelization for maximizing iteration-level parallelism
This paper solves the open problem of extracting the maximal number of iterations from a loop that can be executed in parallel on chip multiprocessors. Our algorithm solves it opt...
Duo Liu, Zili Shao, Meng Wang, Minyi Guo, Jingling...
SIGCOMM
2009
ACM
14 years 1 months ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy