3955 search results - page 780 / 791 » Comparing the Power of Robots |
ISCA
2010
IEEE
13 years 6 months ago
2010
IEEE
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
ISPDC
2010
IEEE
13 years 6 months ago
2010
IEEE
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
TSP
2008
13 years 6 months ago
2008
Abstract--Channel estimation and data detection for frequencyselective time-varying channels are considered using superimposed training. We employ a discrete prolate spheroidal bas...
JOCN
2010
13 years 6 months ago
2010
■ Free recall is a fundamental paradigm for studying memory retrieval in the context of minimal cue support. Accordingly, free recall has been extensively studied using behavior...
MICRO
2010
IEEE
13 years 6 months ago
2010
IEEE
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...