Sciweavers

300 search results - page 34 / 60
» Compiling Erlang to Scheme
Sort
View
139
Voted
ISCA
1995
IEEE
110views Hardware» more  ISCA 1995»
15 years 7 months ago
Optimization of Instruction Fetch Mechanisms for High Issue Rates
Recent superscalar processors issue four instructions per cycle. These processors are also powered by highly-parallel superscalar cores. The potential performance can only be expl...
Thomas M. Conte, Kishore N. Menezes, Patrick M. Mi...
153
Voted
ASPLOS
2000
ACM
15 years 8 months ago
Software Profiling for Hot Path Prediction: Less is More
Recently, there has been a growing interest in exploiting profile information in adaptive systems such as just-in-time compilers, dynamic optimizers and, binary translators. In th...
Evelyn Duesterwald, Vasanth Bala
147
Voted
SC
1995
ACM
15 years 7 months ago
Efficient Support of Location Transparency in Concurrent Object-Oriented Programming Languages
We describe the design of a runtime system for a fine-grained concurrent object-oriented (actor) language and its performance. The runtime system provides considerable flexibility...
WooYoung Kim, Gul Agha
EV
2008
63views Hardware» more  EV 2008»
15 years 5 months ago
Secure Remote Voter Registration
: Voter registration is an important issue in election processes. In order to protect the election accuracy, it is necessary to have an accurate electoral roll of eligible voters. ...
Victor Morales-Rocha, Jordi Puiggali, Miguel Soria...
165
Voted
HPCA
1998
IEEE
15 years 8 months ago
Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors
Run-time parallelization is often the only way to execute the code in parallel when data dependence information is incomplete at compile time. This situation is common in many imp...
Ye Zhang, Lawrence Rauchwerger, Josep Torrellas