500 search results - page 25 / 100 » Compiling SA-C Programs to FPGAs: Performance Results |
131
click to vote
PLDI
2009
ACM
15 years 11 months ago
2009
ACM
Modern programs frequently employ sophisticated modular designs. As a result, performance problems cannot be identified from costs attributed to routines in isolation; understand...
160
Voted
CGO
2004
IEEE
15 years 8 months ago
2004
IEEE
To meet the high demand for powerful embedded processors, VLIW architectures are increasingly complex (e.g., multiple clusters), and moreover, they now run increasingly sophistica...
131
click to vote
CL
1999
Springer
15 years 3 months ago
1999
Springer
It is well known that dynamic typing in languages like Lisp is costly in terms of performance. Besides the cost of tag checking, the other major source of ine ciency comes from th...
138
click to vote
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
Scratchpad memory (SPM), a fast software-managed onchip SRAM, is now widely used in modern embedded processors. Compared to hardware-managed cache, it is more efficient in perfor...
153
click to vote
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...