Sciweavers

1198 search results - page 146 / 240
» Compiling for EDGE Architectures
Sort
View
128
Voted
IPPS
2006
IEEE
15 years 9 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...
130
Voted
ASPDAC
2006
ACM
127views Hardware» more  ASPDAC 2006»
15 years 9 months ago
Memory size computation for multimedia processing applications
– In real-time multimedia processing systems a very large part of the power consumption is due to the data storage and data transfer. Moreover, the area cost is often largely dom...
Hongwei Zhu, Ilie I. Luican, Florin Balasa
136
Voted
FPL
2005
Springer
110views Hardware» more  FPL 2005»
15 years 9 months ago
CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools
Abstract. We propose CUSTARD — CUStomisable Threaded ARchitecture — a soft processor design space that combines support for multiple hardware threads and automatically generate...
Robert G. Dimond, Oskar Mencer, Wayne Luk
IH
2005
Springer
15 years 9 months ago
Self-validating Branch-Based Software Watermarking
Software protection is an area of active research in which a variety of techniques have been developed to address the issue. Examples of such techniques are software watermarking, ...
Ginger Myles, Hongxia Jin
PRIMA
2004
Springer
15 years 8 months ago
Introducing Participative Personal Assistant Teams in Negotiation Support Systems
This paper introduces teams of personal agents that support users individually in electronic negotiations. These agents listen to the running negotiation and to each other to point...
Eric Platon, Shinichi Honiden