Sciweavers

1198 search results - page 155 / 240
» Compiling for EDGE Architectures
Sort
View
169
Voted
APCSAC
2001
IEEE
15 years 7 months ago
Exploiting Java Instruction/Thread Level Parallelism with Horizontal Multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
Kenji Watanabe, Wanming Chu, Yamin Li
159
Voted
SIGARCH
2008
107views more  SIGARCH 2008»
15 years 3 months ago
A lightweight streaming layer for multicore execution
As multicore architectures gain widespread use, it becomes increasingly important to be able to harness their additional processing power to achieve higher performance. However, e...
David Zhang, Qiuyuan J. Li, Rodric Rabbah, Saman A...
AINA
2008
IEEE
15 years 10 months ago
Performance Analysis of Data Delivery Schemes for a Multi-Sink Wireless Sensor Network
Wireless sensor networks are expected to be deployed in harsh environments characterised by extremely poor and fluctuating channel conditions. With the commonly adopted single-si...
Hwee Pink Tan, Adriana Felicia Gabor, Winston Khoo...
AINA
2007
IEEE
15 years 10 months ago
MAC Address Translation for Enabling Scalable Virtual Private LAN Services
Virtual Private LAN Service (VPLS) has been considered as a feasible solution for transparent LAN service. By virtually locating all of the service intelligence in the provider ed...
Pi-Chung Wang, Chia-Tai Chan, Po-Yen Lin
MICRO
2007
IEEE
141views Hardware» more  MICRO 2007»
15 years 9 months ago
Composable Lightweight Processors
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
Changkyu Kim, Simha Sethumadhavan, M. S. Govindan,...