Sciweavers

1198 search results - page 182 / 240
» Compiling for EDGE Architectures
Sort
View
HPCA
2002
IEEE
16 years 3 months ago
Improving Value Communication for Thread-Level Speculation
Thread-Level Speculation (TLS) allows us to automatically parallelize general-purpose programs by supporting parallel execution of threads that might not actually be independent. ...
J. Gregory Steffan, Christopher B. Colohan, Antoni...
114
Voted
HPCA
2002
IEEE
16 years 3 months ago
The Minimax Cache: An Energy-Efficient Framework for Media Processors
This work is based on our philosophy of providing interlayer system-level power awareness in computing systems [26, 27]. Here, we couple this approach with our vision of multipart...
Osman S. Unsal, Israel Koren, C. Mani Krishna, Csa...
SIGMOD
2005
ACM
159views Database» more  SIGMOD 2005»
16 years 3 months ago
System RX: One Part Relational, One Part XML
This paper describes the overall architecture and design aspects of a hybrid relational and XML database system called System RX. We believe that such a system is fundamental in t...
Kevin S. Beyer, Roberta Cochrane, Vanja Josifovski...
ICCAD
2006
IEEE
180views Hardware» more  ICCAD 2006»
16 years 7 days ago
A bitmask-based code compression technique for embedded systems
Embedded systems are constrained by the available memory. Code compression techniques address this issue by reducing the code size of application programs. Dictionary-based code c...
Seok-Won Seong, Prabhat Mishra
ICCAD
2001
IEEE
126views Hardware» more  ICCAD 2001»
16 years 7 days ago
Constraint Satisfaction for Relative Location Assignment and Scheduling
Tight data- and timing constraints are imposed by communication and multimedia applications. The architecture for the embedded processor imply resource constraints. Instead of ran...
Carlos A. Alba Pinto, Bart Mesman, Jochen A. G. Je...