Sciweavers

1198 search results - page 187 / 240
» Compiling for EDGE Architectures
Sort
View
ASPDAC
2006
ACM
109views Hardware» more  ASPDAC 2006»
14 years 3 months ago
Energy savings through embedded processing on disk system
Abstract— Many of today’s data-intensive applications manipulate disk-resident data sets. As a result, their overall behavior is tightly coupled with their disk performance. Un...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, F...
APCSAC
2005
IEEE
14 years 3 months ago
Comparing Low-Level Behavior of SPEC CPU and Java Workloads
Java workloads are becoming more prominent on a wide range of computing devices. In contrast to so-called traditional workloads written in C and Fortran, Java workloads are object-...
Andy Georges, Lieven Eeckhout, Koen De Bosschere
APCSAC
2005
IEEE
14 years 3 months ago
Rule-Based Power-Balanced VLIW Instruction Scheduling with Uncertainty
Abstract. Power-balanced instruction scheduling for Very Long Instruction Word (VLIW) processors is an optimization problem which requires a good instruction-level power model for ...
Shu Xiao, Edmund Ming-Kit Lai, A. Benjamin Premkum...
DSN
2005
IEEE
14 years 3 months ago
Effective Testing and Debugging Techniques for a Group Communication System
View-oriented group communication is an important and widely used building block for constructing highlyavailable fault-tolerant systems. Unfortunately, groupcommunication based s...
Eitan Farchi, Gabriel Kliot, Yoel Krasny, Alex Kri...
LCTRTS
2005
Springer
14 years 3 months ago
Probabilistic source-level optimisation of embedded programs
Efficient implementation of DSP applications is critical for many embedded systems. Optimising C compilers for embedded processors largely focus on code generation and instructio...
Björn Franke, Michael F. P. O'Boyle, John Tho...