Sciweavers

1198 search results - page 189 / 240
» Compiling for EDGE Architectures
Sort
View
CGO
2003
IEEE
14 years 2 months ago
Dynamic Trace Selection Using Performance Monitoring Hardware Sampling
Optimizing programs at run-time provides opportunities to apply aggressive optimizations to programs based on information that was not available at compile time. At run time, prog...
Howard Chen, Wei-Chung Hsu, Dong-yuan Chen
DATE
2003
IEEE
97views Hardware» more  DATE 2003»
14 years 2 months ago
Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation
Instruction reuse is a microarchitectural technique that improves the execution time of a program by removing redundant computations at run-time. Although this is the job of an op...
G. Surendra, Subhasis Banerjee, S. K. Nandy
FCCM
2003
IEEE
133views VLSI» more  FCCM 2003»
14 years 2 months ago
Floating Point Unit Generation and Evaluation for FPGAs
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
Jian Liang, Russell Tessier, Oskar Mencer
SCAM
2003
IEEE
14 years 2 months ago
XOgastan: XML-Oriented gcc AST Analysis and Transformations
Software maintenance, program analysis and transformation tools almost always rely on static source code analysis as the first and fundamental step to gather information. In the ...
Giuliano Antoniol, Massimiliano Di Penta, Gianluca...
ICLP
2003
Springer
14 years 2 months ago
Flow Java: Declarative Concurrency for Java
Abstract. Logic variables pioneered by (concurrent) logic and concurrent constraint programming are powerful mechanisms for automatically synchronizing concurrent computations. The...
Frej Drejhammar, Christian Schulte, Per Brand, Sei...