Sciweavers

1198 search results - page 97 / 240
» Compiling for EDGE Architectures
Sort
View
EUROPAR
2000
Springer
14 years 1 months ago
Cache Remapping to Improve the Performance of Tiled Algorithms
With the increasing processing power, the latency of the memory hierarchy becomes the stumbling block of many modern computer architectures. In order to speed-up the calculations, ...
Kristof Beyls, Erik H. D'Hollander
MICRO
2000
IEEE
162views Hardware» more  MICRO 2000»
14 years 1 months ago
Accurate and efficient predicate analysis with binary decision diagrams
Functionality and performance of EPIC architectural features depend on extensive compiler support. Predication, one of these features, promises to reduce control flow overhead and...
John W. Sias, Wen-mei W. Hwu, David I. August
SC
1995
ACM
14 years 1 months ago
Index Array Flattening Through Program Transformation
This paper presents techniques for compiling loops with complex, indirect array accesses into loops whose array references have at most one level of indirection. The transformatio...
Raja Das, Paul Havlak, Joel H. Saltz, Ken Kennedy
WCET
2008
13 years 11 months ago
TuBound - A Conceptually New Tool for Worst-Case Execution Time Analysis
TUBOUND is a conceptually new tool for the worst-case execution time (WCET) analysis of programs. A distinctive feature of TUBOUND is the seamless integration of a WCET analysis c...
Adrian Prantl, Markus Schordan, Jens Knoop
FIW
2003
13 years 11 months ago
Representing New Voice Services and Their Features
New voice services are investigated in the fields of Internet telephony (SIP – Session Initiation Protocol) and interactive voice systems (VoiceXML – Voice Extended Markup La...
Kenneth J. Turner