Sciweavers

931 search results - page 32 / 187
» Compiling for vector-thread architectures
Sort
View
113
Voted
CASCON
2004
110views Education» more  CASCON 2004»
15 years 3 months ago
Investigations in tree locking for compiled database applications
We report on initial experiments in tree locking schemes for compiled database applications. Such applications have a repository style of architecture in which a collection of sof...
Heng Yu, Grant E. Weddell
IEEEPACT
2009
IEEE
15 years 9 months ago
Chainsaw: Using Binary Matching for Relative Instruction Mix Comparison
With advances in hardware, instruction set architectures are undergoing continual evolution. As a result, compilers are under constant pressure to adapt and take full advantage of...
Tipp Moseley, Dirk Grunwald, Ramesh Peri
ICPP
1996
IEEE
15 years 6 months ago
Restructuring Programs for High-Speed Computers with Polaris
The ability to automatically parallelize standard programming languages results in program portability across a wide range of machine architectures. It is the goal of the Polaris ...
William Blume, Rudolf Eigenmann, Keith Faigin, Joh...
ICCD
2004
IEEE
123views Hardware» more  ICCD 2004»
15 years 11 months ago
Compiler-Based Frame Formation for Static Optimization
We selectively generate and optimize the frames constructed by the rePLay architecture statically. Since static analysis provides a global view of the interaction between the basi...
Feng Shi, Sobeeh Almukhaizim, Pey-Chang Lin, Yiorg...
IPPS
2007
IEEE
15 years 8 months ago
Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements
This paper presents a new and retargetable method to identify patterns of instructions with direct support in coarsegrained processing elements (PEs). The method uses a three-addr...
Carlos Morra, João M. P. Cardoso, Jürg...