Sciweavers

412 search results - page 24 / 83
» Completion for Multiple Reduction Orderings
Sort
View
TSMC
2008
84views more  TSMC 2008»
13 years 9 months ago
Learning Inverse Kinematics: Reduced Sampling Through Decomposition Into Virtual Robots
We propose a technique to speedup the learning of the inverse kinematics of a robot manipulator by decomposing it into two or more virtual robot arms. Unlike previous decomposition...
Vicente Ruiz de Angulo, Carme Torras
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
14 years 3 months ago
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits
We discuss fault equivalence and dominance relations for multiple output combinational circuits. The conventional definition for equivalence says that “Two faults are equivalen...
Raja K. K. R. Sandireddy, Vishwani D. Agrawal
LICS
2009
IEEE
14 years 4 months ago
The Inverse Taylor Expansion Problem in Linear Logic
Linear Logic is based on the analogy between algebraic linearity (i.e. commutation with sums and scalar products) and the computer science linearity (i.e. calling inputs only once...
Michele Pagani, Christine Tasson
ICIP
1999
IEEE
14 years 11 months ago
An Algorithm for Low Memory Wavelet Image Compression
As wavelet-based image coding is set to become more widely used (e.g. with the completion of the JPEG2000 standard), memory efficiency for wavelet-based coding is becoming an incr...
Christos Chrysafis, Antonio Ortega
IEEEPACT
1999
IEEE
14 years 2 months ago
Predicated Static Single Assignment
Increases in instruction level parallelism are needed to exploit the potential parallelism available in future wide issue architectures. Predicated execution is an architectural m...
Lori Carter, Beth Simon, Brad Calder, Larry Carter...