Sciweavers

271 search results - page 9 / 55
» Complexity-Effective Superscalar Processors
Sort
View
DSD
2002
IEEE
90views Hardware» more  DSD 2002»
14 years 13 days ago
Simplifying Instruction Issue Logic in Superscalar Processors
Modern microprocessors schedule instructions dynamically in order to exploit instruction-level parallelism. It is necessary to increase instruction window size for improving instr...
Toshinori Sato, Itsujiro Arita
ARVLSI
1999
IEEE
117views VLSI» more  ARVLSI 1999»
13 years 11 months ago
The Ultrascalar Processor-An Asymptotically Scalable Superscalar Microarchitecture
Dana S. Henry, Bradley C. Kuszmaul, Vinod Viswanat...
ISCA
1990
IEEE
68views Hardware» more  ISCA 1990»
13 years 11 months ago
Boosting Beyond Static Scheduling in a Superscalar Processor
Michael D. Smith, Monica S. Lam, Mark Horowitz
WCAE
2006
ACM
14 years 1 months ago
PSATSim: an interactive graphical superscalar architecture simulator for power and performance analysis
Two of the most important design issues for modern processors are power and performance. It is important for students in computer organization classes to understand the tradeoff b...
Clint W. Smullen, Tarek M. Taha