Sciweavers

575 search results - page 93 / 115
» Computing Maximum Subsequence in Parallel
Sort
View
IEEEPACT
2003
IEEE
14 years 25 days ago
Design Trade-Offs in High-Throughput Coherence Controllers
Recent research shows that the high occupancy of Coherence Controllers (CCs) is a major performance bottleneck in scalable shared-memory multiprocessors. In this paper, we propose...
Anthony-Trung Nguyen, Josep Torrellas
SC
2003
ACM
14 years 24 days ago
Identifying and Exploiting Spatial Regularity in Data Memory References
The growing processor/memory performance gap causes the performance of many codes to be limited by memory accesses. If known to exist in an application, strided memory accesses fo...
Tushar Mohan, Bronis R. de Supinski, Sally A. McKe...
ASPLOS
2009
ACM
14 years 2 months ago
Performance analysis of accelerated image registration using GPGPU
This paper presents a performance analysis of an accelerated 2-D rigid image registration implementation that employs the Compute Unified Device Architecture (CUDA) programming e...
Peter Bui, Jay B. Brockman
CCGRID
2008
IEEE
14 years 2 months ago
Managing Cancellations and No-Shows of Reservations with Overbooking to Increase Resource Revenue
Advance reservation allows users to request available nodes in the future, whereas economy provides an incentive for resource owners to be part of the Grid, and encourages users t...
Anthony Sulistio, Kyong Hoon Kim, Rajkumar Buyya
CCGRID
2007
IEEE
14 years 1 months ago
Build-and-Test Workloads for Grid Middleware: Problem, Analysis, and Applications
The Grid promise is starting to materialize today: largescale multi-site infrastructures have grown to assist the work of scientists from all around the world. This tremendous gro...
Alexandru Iosup, Dick H. J. Epema