Sciweavers

1474 search results - page 20 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
DAC
2002
ACM
16 years 3 months ago
Compiler-directed scratch pad memory hierarchy design and management
One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly impo...
Mahmut T. Kandemir, Alok N. Choudhary
CVPR
2012
IEEE
13 years 4 months ago
Compressive depth map acquisition using a single photon-counting detector: Parametric signal processing meets sparsity
Active range acquisition systems such as light detection and ranging (LIDAR) and time-of-flight (TOF) cameras achieve high depth resolution but suffer from poor spatial resolutio...
Andrea Colaco, Ahmed Kirmani, Gregory A. Howland, ...
124
Voted
CATA
2003
15 years 3 months ago
Implementation and Performance Evaluation of Intel VTUNE Image Processing Functions in the MATLAB Environment
Many current general purpose processors use extensions to the instruction set architecture to enhance the performance of digital image processing and multimedia applications. In t...
Phaisit Chewputtanagul, David Jeff Jackson, Kennet...
127
Voted
ICIP
1999
IEEE
16 years 4 months ago
An Efficient VLSI Architecture for Separable 2-D Discrete Wavelet Transform
In this paper, we present a VLSI architecture for separable 2-D Discrete Wavelet Transform (DWT). Based on 1-D DWT Recursive Pyramid Algorithm (RPA), a complete 2-D DWT output sch...
Wen-Shiaw Peng, Chen-Yi Lee
ICIP
2005
IEEE
16 years 4 months ago
System analysis of VLSI architecture for motion-compensated temporal filtering
The Motion-Compensated Temporal Filtering (MCTF) is an innovative prediction scheme for video coding and has become the core technology of the coming video coding standard, MPEG21...
Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hua Chen, Chu...