Sciweavers

1474 search results - page 258 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
BMCBI
2008
214views more  BMCBI 2008»
13 years 9 months ago
Accelerating String Set Matching in FPGA Hardware for Bioinformatics Research
Background: This paper describes techniques for accelerating the performance of the string set matching problem with particular emphasis on applications in computational proteomic...
Yoginder S. Dandass, Shane C. Burgess, Mark Lawren...
HPDC
2012
IEEE
11 years 11 months ago
Dynamic adaptive virtual core mapping to improve power, energy, and performance in multi-socket multicores
Consider a multithreaded parallel application running inside a multicore virtual machine context that is itself hosted on a multi-socket multicore physical machine. How should the...
Chang Bae, Lei Xia, Peter A. Dinda, John R. Lange
DATE
2005
IEEE
163views Hardware» more  DATE 2005»
14 years 2 months ago
A Hardware-Friendly Wavelet Entropy Codec for Scalable Video
In the RESUME project we explore the use of reconfigurable hardware for the design of portable multimedia systems by developing a scalable wavelet-based video codec. A scalable v...
Hendrik Eeckhaut, Harald Devos, Benjamin Schrauwen...
ICCV
2003
IEEE
14 years 2 months ago
Reinforcement Learning for Combining Relevance Feedback Techniques
Relevance feedback (RF) is an interactive process which refines the retrievals by utilizing user’s feedback history. Most researchers strive to develop new RF techniques and ign...
Peng-Yeng Yin, Bir Bhanu, Kuang-Cheng Chang, Anlei...
CVPR
2011
IEEE
13 years 2 months ago
Reduced Epipolar Cost for Accelerated Incremental SfM
We propose a reduced algebraic cost based on pairwise epipolar constraints for the iterative refinement of a multiple view 3D reconstruction. The aim is to accelerate the intermedi...
A. L. Rodriguez, P E. Lopez-de-Teruel, A. Ruiz